

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date  
9 June 2005 (09.06.2005)

PCT

(10) International Publication Number  
WO 2005/053215 A1

(51) International Patent Classification<sup>7</sup>: H04L 1/16

(21) International Application Number:  
PCT/KR2004/003079

(22) International Filing Date:  
26 November 2004 (26.11.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
10-2003-0085769  
28 November 2003 (28.11.2003) KR

(71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Mae-tan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): KIM, Ki-Hyun [KR/KR]; 103-1103 Mugigae Maeul Daelim Apt.,

Gumi-dong, Bundang-gu, Seongnam-si, Gyeonggi-do 463-703 (KR). LEE, Yoon-Woo [KR/KR]; 725-503 Hyundai Apt., Yeongtong-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-470 (KR). KIM, Hyun-Jung [KR/KR]; 102-1108 Samcheonri 2-cha Apt., Gwonseon-dong, Gwonseon-gu, Suwon-si, Gyeonggi-do 441-390 (KR).


(74) Agent: LEE, Young-Pil; The Cheonghwa Building, 1571-18 Seocho-dong, Seocho-gu, Seoul 137-874 (KR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

[Continued on next page]

(54) Title: ERROR CORRECTION METHOD AND APPARATUS FOR LOW DENSITY PARITY CHECK



(57) **Abstract:** The present invention relates to an error correction method and apparatus for determining whether an error exists in a decoded binary signal and correcting the error if the error exists in a decoding apparatus using a low density parity check (LDPC). The method comprises: generating a resultant matrix ( $m^*1$ ) by performing an XOR operation and a modular 2 operation with respect to an LDPC matrix ( $m^*n$ ) and a code word vector ( $n^*1$ ); determining whether a decoding of the code word vector succeeded on the basis of the resultant matrix; and if it is determined that the decoding failed, detecting a code word bit, in which an error is generated, in the code word vector on the basis of correlations of components of the LDPC matrix, code word vector, and resultant matrix. Accordingly, the decoding apparatus using the LDPC can prevent a small number of errors from causing a total block to be determined as a decoding failure and correct an error when it is determined that only one bit error exists.

WO 2005/053215 A1



GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*